



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/499,720	02/08/2000	Dale C. Morris	10991915-1	1658
22879	7590	11/03/2006	EXAMINER	
HEWLETT PACKARD COMPANY P O BOX 272400, 3404 E. HARMONY ROAD INTELLECTUAL PROPERTY ADMINISTRATION FORT COLLINS, CO 80527-2400				ROJAS, MIDYS
ART UNIT		PAPER NUMBER		
		2185		

DATE MAILED: 11/03/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	09/499,720	MORRIS ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Midys Rojas	2185	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) Responsive to communication(s) filed on 07 August 2006.
- 2a) This action is FINAL.                    2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) Claim(s) 1-24 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-24 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 02 August 2000 is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All    b) Some \* c) None of:
  1. Certified copies of the priority documents have been received.
  2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | Paper No(s)/Mail Date. _____  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
|  | 6) <input type="checkbox"/> Other: _____                                    |

## DETAILED ACTION

The Appeal Brief filed on August 7<sup>th</sup>, 2006 has been received and reviewed by the examiner. In view of applicant's arguments, the examiner has decided to re-open prosecution of this application in order to more clearly present the rejections to the claimed subject matter.

### *Response to Arguments*

1. Applicant's arguments, received on August 7<sup>th</sup>, 2006, with respect to the combination of the Arora and Mattison references have been fully considered and are persuasive. Therefore, the 103 rejection of claims 1-24 has been withdrawn. However, upon further consideration, a new ground of rejection is being presented in view of Arora.

Applicant argues that the flash memory protection disclosed by the Mattison Publication does not teach nor suggest privilege promotion instructions being stored in a first page of memory not writeable by application instructions at a first privilege level. As a result, the 103 rejection of the claims has been withdrawn and a new grounds of rejection is being presented.

2. Applicant's arguments, received on August 7<sup>th</sup>, 2006, with respect to original claims 1-24 have been fully considered but they are not persuasive.

Applicant argues that the Arora patent does not teach reading a stored previous privilege level state and comparing the read previous privilege level state to the current privilege level since in the Arora patent a previous privilege level state is not stored and therefore cannot be read. However, the Examiner would like to point out that the previous privilege level state is stored in CPL 38 since, as agreed by applicant in his arguments (page 9, paragraph 3 of applicant's arguments dated 01/25/06), a **prior** instruction would have set the CPL 38 to the

proper privilege level and the CPL is maintained (stored) in the processor's register set. Then the CPL is compared to the privilege level of the EPC in the process of determining if the fetched instruction requires the processor to change the privilege level from a first level to a second level (Col. 5, lines 40-50).

Applicant argues that the privilege level of the EPC instruction does not teach or suggest the current privilege level. Rather, the EPC instruction directs the processor to change the privilege level of the CPL and provides a future privilege level, not the current privilege level. Applicant notes that the CPL is the current privilege level, not the previous privilege level state, and the privilege level of the EPC instruction is a future privilege level, not the current privilege level as submitted by the examiner. However, as interpreted by the examiner and regardless of the labels being given to the respective privilege levels of the invention, at the moment of comparison, the privilege level of EPC is the privilege level necessary for the instruction that is **currently** being prepared for execution in the system (instruction requiring a higher priority level follows in the pipeline), thus it is a **current** privilege level. Also, at the moment of comparison, the CPL is the previous privilege level because it was the privilege level set by a prior instruction (Col. 4, lines 19-28), and it is the privilege level that was necessary for the execution of an instruction that was executed previous to the instruction corresponding to the EPC. Therefore, for interpretation purposes, at the moment of privilege level comparison, the EPC represents the current privilege level and the CPL represents the previous privilege level. With this in mind, Arora does teach comparing the read previous privilege level state to the current privilege level.

Applicant argues that the Arora patent does not disclose promoting the current privilege level to a second privilege level, which is higher than the first privilege level if the previous privilege level state is equal to or less privileged than the current privilege level. However, when compared, if the previous privilege level, which is stored in the CPL, is set to a lower privilege level (less privileged) than the current privilege level, indicated by the EPC (CPL is set to level 3 and EPC is set to level 0, Col. 6, lines 46-61) then, the current privilege level is promoted (in this example, to level 0) as the processor operates at the higher privilege level of the EPC. After the EPC instruction is retired, the CPL will take on the privilege level previously represented by the EPC and therefore, this will become the new previous privilege level.

***Claim Rejections - 35 USC § 102***

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claims 1-24 are rejected under 35 U.S.C. 102(e) as being anticipated by Arora (6,393,556).

Regarding Claims 1 and 6, Arora discloses a method of promoting a current privilege level ("change current privilege level to a higher privilege level" Column 6, lines 46-61) of a processor of a computer system controlled by an operating system (Col. 1, lines 10-41) wherein the current privilege level controls application instruction execution in the system by controlling accessibility to the system resources (Column 1, lines 30-41), the method comprising:

performing a privilege level promotion instruction by the operating system (Column 4, lines 13-27, and Column 6, lines 46-61), the privilege promotion instruction being stored in a first page of memory (instruction memory 36 storing a plurality of instructions... see Figure 2) not writeable by application instructions at a first privilege level (operating system instructions being assigned one privilege level..., Col. 1, lines 35-37) wherein processing these instructions direct the processor to change the privilege level (privilege promotion instructions, see Col. 2, lines 19- 37), the privilege promotion instruction including:

reading a stored previous privilege level state (register CPL 38 stores the privilege level set by a previous instruction, Col. 4, lines 19-22),

comparing the read previous privilege level state (CPL 38) to the current privilege level (comparing CPL to the instruction's privilege level, indicated by the EPC, wherein this case the instruction's privilege level is the current privilege level and the stored privilege level is the previous privilege level, column 6, lines 46-49. The privilege level stored in CPL 38 is the previous privilege level since it represents a previous instruction, while the privilege level related to the EPC is the current privilege level since it represents the current instruction);

and if the previous privilege level state is equal to or less privileged than the current privilege level ("since the EPC instruction directs the processor to change the architectural privilege level to a higher privilege level..." indicates that the CPL is less privileged than the level indicated by the EPC), promoting the current privilege level to a second privilege level which is higher than the first privilege level ("...increase the architectural privilege level from privilege level 3 to privilege level 0" wherein privilege level 0 is more privileged). The privilege level is promoted as the processor starts to operate at the higher privilege level

indicated by the EPC. In comparing privilege levels, the stored privilege level (stored in CPL 38) must be read in the comparison process.

Regarding Claims 12, 17 and 23 Arora discloses a computer system comprising:

a processor (Figure 2, processor 30) having current privilege level which controls accessibility to the system resources (Column 1, lines 30-41 and Column 4, lines 13-27) and having a previous privilege level state (CPL 38),

a memory (Figure 2, Instruction memory 36) having a plurality of memory pages including a first memory page storing a privilege promotion instruction (“memory stores a plurality of instructions” such as an “EPC instruction which directs the processor to change the privilege level of the architectural current privilege level”, see Column 3, lines 20-25 and Column 4, lines 13-27), wherein the first memory page is not writeable by application instructions at a first privilege level; and an operating system stored in the memory for controlling the processor and memory (operating system instructions are assigned one privilege level..., Col. 1, lines 30-41) and performing the privilege level promotion instruction as follows:

reading a stored previous privilege level state (register CPL 38 stores the privilege level set by a previous instruction, Col. 4, lines 19-22),

comparing the read previous privilege level state (CPL 38) to the current privilege level (comparing CPL to the instruction’s privilege level, indicated by the EPC, wherein this case the instruction’s privilege level is the current privilege level and the stored privilege level is the previous privilege level, column 6, lines 46-49. The privilege level stored in CPL 38 is the

previous privilege level since it represents a previous instruction, while the privilege level related to the EPC is the current privilege level since it represents the current instruction);

and if the previous privilege level state is equal to or less privileged than the current privilege level ("since the EPC instruction directs the processor to change the architectural privilege level to a higher privilege level..." indicates that the CPL is less privileged than the level indicated by the EPC), promoting the current privilege level to a second privilege level which is higher than the first privilege level ("...increase the architectural privilege level from privilege level 3 to privilege level 0" wherein privilege level 0 is more privileged). The privilege level is promoted as the processor starts to operate at the higher privilege level indicated by the EPC. In comparing privilege levels, the stored privilege level (stored in CPL 38) must be read in the comparison process.

Regarding Claims 2, 8, 13, 19, and 24, Arora discloses the method of promoting a current privilege level wherein the step of performing the privilege promotion instruction further includes: if the previous privilege level state is more privileged than the current privilege level ("if the EPC instruction specifies a privilege level lower than or the same as the architectural current privilege level..."), taking an illegal operation fault ("the processor will issue a fault", Column 6, lines 55-61).

Regarding Claims 3, 9, 14, and 20, Arora discloses the method of promoting a current privilege level wherein the system resources include system registers (architectural register set, Column 3, lines 61-67).

Regarding Claims 4, 10, 15, and 21, Arora discloses the method of promoting a current privilege level wherein the system resources include system instructions ("memory 36 stores a plurality of instructions that are processed in the pipeline", column 3, lines 22-25).

Regarding Claims 5, 11, 16, and 22, Arora discloses the method of promoting a current privilege level wherein the system resources include memory pages (Figure 2, instruction memory 36).

Regarding Claim 7, and 18, Arora discloses the method of promoting a current privilege level further comprising:

performing a return instruction including:

transferring instruction control flow to the stored return address to the first page of memory, and demoting the current privilege level to the stored previous privilege level ("a return instruction would instruct the processor to decrease the architectural current privilege level to the previous privilege level", Column 6, line 65-Column 7, line 3).

### ***Conclusion***

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

Regarding Claims 4, 10, 15, and 21, Arora discloses the method of promoting a current privilege level wherein the system resources include system instructions ("memory 36 stores a plurality of instructions that are processed in the pipeline", column 3, lines 22-25).

Regarding Claims 5, 11, 16, and 22, Arora discloses the method of promoting a current privilege level wherein the system resources include memory pages (Figure 2, instruction memory 36).

Regarding Claim 7, and 18, Arora discloses the method of promoting a current privilege level further comprising:

performing a return instruction including:  
transferring instruction control flow to the stored return address to the first page of memory, and demoting the current privilege level to the stored previous privilege level ("a return instruction would instruct the processor to decrease the architectural current privilege level to the previous privilege level", Column 6, line 65-Column 7, line 3).

### *Conclusion*

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Midys Rojas whose telephone number is (571) 272-4207. The examiner can normally be reached on M-F 5:30am - 4:00pm.

Art Unit: 2185


- Mattheis (5,968,159) Interrupt System with Fast Response Time, discloses comparing priority numbers of a winning service request to the processing unit's priority number for the servicing of prioritized interrupts.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Midys Rojas whose telephone number is (571) 272-4207. The examiner can normally be reached on M-F 5:30am - 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sanjiv Shah can be reached on (571) 272-4098. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

October 24, 2006



*Midys Rojas*  
Midys Rojas  
Examiner  
Art Unit 2185

MR

SANJIV SHAH  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100